Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Three wire SPI is pretty common where everyone's MOSI and MISO are connected together open drain style, and the master clocks out 1s to let the slave pull the data line down for read operations. You have clock out something from the master during 4 wire SPI read anyway so it doesn't change a lot most of the time.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: