Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Modern DRAM doesn't address individual cells. For both DDR4 and DDR5 the minimum burst length is 64 bytes, the width of a cache line of most CPUs.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: